Datasheet | April 16, 2021

JESD204B Clock Generator: AD9528 Datasheet

The AD9528 is a two-stage PLL with an integrated JESD204B SYSREF generator for multiple device synchronization. The AD9528 can also be used as a dual input flexible buffer to distribute 14 device clock and/or SYSREF signals. For more information on this product, download the available datasheet.

VIEW THE DATASHEET!
Signing up provides unlimited access to:
Signing up provides unlimited access to:
  • Trend and Leadership Articles
  • Case Studies
  • Extensive Product Database
  • Premium Content
HELLO. PLEASE LOG IN. X

Not yet a member of RF Globalnet? Register today.

ACCOUNT SIGN UP X
Please fill in your account details
Login Information
ACCOUNT SIGN UP

Subscriptions

Sign up for the newsletter that brings you the industry's latest news, technologies, trends and products.

You might also want to: