JESD204B Clock Generator: AD9528 Datasheet
Source: Analog Devices
The AD9528 is a two-stage PLL with an integrated JESD204B SYSREF generator for multiple device synchronization. The AD9528 can also be used as a dual input flexible buffer to distribute 14 device clock and/or SYSREF signals. For more information on this product, download the available datasheet.
access the Datasheet!
Log In
Get unlimited access to:
Trend and Thought Leadership Articles
Case Studies & White Papers
Extensive Product Database
Members-Only Premium Content
Welcome Back! Please Log In to Continue.
X
Enter your credentials below to log in. Not yet a member of RF Globalnet? Subscribe today.
Subscribe to RF Globalnet
X
Subscribe to RF Globalnet
This website uses cookies to ensure you get the best experience on our website. Learn more