Datasheet | May 29, 2020

ArchiTek FPGA Development Suite Datasheet

Source: Mercury Systems, Inc.

The ArchiTek™ FPGA Development Suite is designed to allow FPGA design engineers to add custom IP to a number of Pentek's Talon recording systems. FPGA IP can be added to the recorder to provide real-time, on-the-fly digital signal processing during the data acquisition process, greatly reducing the time associated with post-processing recorded data. ArchiTek provides a simple development environment that allows engineers to add FPGA IP such as threshold detection, spectral filtering, digital downconversion, demodulation or any other digital signal processing technique required.

access the Datasheet!

Get unlimited access to:

Trend and Thought Leadership Articles
Case Studies & White Papers
Extensive Product Database
Members-Only Premium Content
Welcome Back! Please Log In to Continue. X

Enter your credentials below to log in. Not yet a member of RF Globalnet? Subscribe today.

Subscribe to RF Globalnet X

Please enter your email address and create a password to access the full content, Or log in to your account to continue.

or

Subscribe to RF Globalnet