Designing and verifying designs to today's complex signal formats can present some interesting challenges. Designs can be verified in simulation and they can later be verified after all of the hardware returns from fabrication -- but an intermediate level of verification early in this design/fabrication cycle can be difficult to achieve because it may require all, or most of, the prototype hardware. Fabrication cycle time often results in inefficiencies while designers wait for hardware before performing verification testing. Add a couple of design iterations to this, and design time really adds up.
Some typical problems are:
Agilent EEsof EDA
More From Agilent EEsof EDA
more...
Products Suppliers Articles Downloads Forums
Please wait...
Your Name:
Your E-mail:
Your Friend's E-mail(s):
Subject:
Personal message to attach with your E-mail:
Cancel